Regviz

NXP Semiconductors /LPC43xx /SCT /CAPCTRL5

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CAPCTRL5

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/LPC18xx/SCT/CAPCTRL5#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0CAPCON_L0CAPCON_H

Description

SCT capture control register 0 to 15; REGMOD0 = 1 to REGMODE15 = 1

Fields

CAPCON_L

If bit m is one, event m causes the CAPn_L (UNIFY = 0) or the CAPn (UNIFY = 1) register to be loaded (event 0 = bit 0, event 1 = bit 1,…, event 15 = bit 15).
CAPCON_H

If bit m is one, event m causes the CAPn_H (UNIFY = 0) register to be loaded (event 0 = bit 16, event 1 = bit 17,…, event 15 = bit 31).

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data